

Dopant- and Trap-Limited Gate Modulation in 2D Tin Halide Perovskite Field-Effect Transistors

Jaeyong Woo, Seongmin Ko, Youngmin Song, Yeeun Kim, Sunggyu Ryoo, Taehyun Kong, Keehoon Kang,* and Takhee Lee*



Cite This: *ACS Appl. Electron. Mater.* 2026, 8, 6156–6165



Read Online

ACCESS |



Metrics & More




Article Recommendations



Supporting Information

ABSTRACT: Two-dimensional tin halide perovskites have emerged as promising semiconductor materials for next-generation electronics, such as field-effect transistors (FETs), due to their efficient charge transport properties and low-cost, large-area processability. However, the high density of dopants and traps distributed within the bulk channel limits the electrostatic control of halide perovskite FETs. Here, we investigate the impact of channel properties on the device performance of phenethylammonium tin iodide (PEA_2SnI_4) FETs by varying the channel thickness from 34.0 to 305.1 nm. When the channel thickness exceeds a critical value of ~ 150 nm, corresponding to the maximum depletion width, the devices lose gate modulation, and the on/off ratio collapses to unity. The positive shift in the threshold voltage with thickness indicates a substantial dopant density of $\sim 7.2 \times 10^{16} \text{ cm}^{-3}$, and the degradation of the subthreshold swing with thickness suggests a high density of deep bulk traps, calculated to be $\sim 10^{18} \text{ cm}^{-3} \text{ eV}^{-1}$. Furthermore, the analysis of channel crystallinity indicates that a sufficient channel thickness is required for continuous film coverage and that grain boundaries can act as a significant source of apparent bulk traps. Our findings elucidate the effects of dopants and traps within the perovskite channel, suggesting that maximizing gate modulation requires scaling down the channel thickness to the lower limit imposed by the formation of densely packed grains.

KEYWORDS: field-effect transistors, halide perovskites, gate modulation, dopants, deep traps



INTRODUCTION

Metal halide perovskites have been widely developed in semiconductor research over the past decades, driving remarkable progress in optoelectronic devices such as photovoltaics, photodetectors, and light-emitting diodes, due to their high optical absorption, long carrier diffusion lengths, and compatibility with low-cost, large-area fabrication.^{1–6} Beyond optoelectronics, their high intrinsic carrier mobility has also attracted interest in adopting perovskites for electronic devices, such as channel materials for field-effect transistors (FETs).^{7–11} While early research centered on lead (Pb)-based perovskites, their intrinsic toxicity and field-induced ion migration present barriers to further application.^{12–14} In response, tin (Sn)-based compositions, such as formamidinium tin iodide (FASnI_3) and cesium tin iodide (CsSnI_3), have emerged as attractive p-type semiconductors, offering high intrinsic mobility while mitigating the environmental concerns associated with lead.^{15,16} In addition, two-dimensional (2D) layered perovskites, including phenethylammonium tin iodide (PEA_2SnI_4), have been developed, where bulky organic cations are inserted between the inorganic perovskite slabs.^{17–19} These organic spacer layers effectively suppress ion drift and enhance the environmental stability of

2D perovskites while preserving efficient in-plane charge transport.²⁰

However, achieving reliable tin halide perovskite-based electronic devices remains hindered by material limitations.^{21–23} Specifically, tin vacancies act as acceptors that unintentionally self-dope the film,^{24,25} and point defects and grain boundaries act as deep traps for mobile carriers.^{26,27} Moreover, in solution-processed films, processing parameters, such as precursor composition, temperature, or concentration, govern film quality in a complex manner, determining multiple physical properties.^{28–31} For instance, changing the precursor concentration affects not only the film thickness but also the crystallinity, including the grain size.^{32,33} Therefore, a variety of techniques, such as deep-level transient spectroscopy, space-charge limited

Received: May 29, 2026

Revised: June 11, 2026

Accepted: June 12, 2026

Published: July 7, 2026



current analysis, and time-resolved photoluminescence, have been employed to characterize perovskite materials.^{34–36} In particular, the FET structure provides a powerful analytical platform for electrical characterization. Beyond its role as a practical switching device, the FET is highly sensitive to carrier concentration and trap states, making it useful for probing the electrical properties of the channel. Moreover, varying the geometrical parameters of FETs enables separating bulk channel contributions from interface effects. Analogous to the transmission line method, where channel length variation isolates transport properties from contact resistance,³⁷ varying the channel thickness enables separating bulk-dominant behaviors (which scale with the channel thickness) from interface-dominant behaviors (which are independent of the channel thickness).³⁸

In this work, we investigate the electrical properties of 2D tin halide perovskite PEA_2SnI_4 FETs with channel thicknesses ranging from 34.0 to 305.1 nm, controlled by precursor concentration. We found that thicker films fabricated from higher precursor concentrations exhibit enhanced conduction driven by enlarged grains, whereas they suffer from a degradation of gate modulation due to the increasing contributions of dopants and traps within the channel. The on/off ratio collapses to unity once the channel thickness exceeds a maximum depletion width of ~ 150 nm, providing a thickness limit for gate control. The threshold voltage increases linearly with the channel thickness, yielding a substantial dopant density of $\sim 7.2 \times 10^{16} \text{ cm}^{-3}$. Furthermore, the subthreshold swing steadily degrades as the thickness increases, indicating the progressive significance of deep bulk traps in thicker channels, with a high density of $\sim 10^{18} \text{ cm}^{-3} \text{ eV}^{-1}$. The analysis of film crystallinity reveals that sufficient channel thickness is necessary for continuous film coverage and that traps at grain boundaries can serve as a source of apparent bulk traps. Our study highlights the pronounced influence of dopants and traps on device performance, demonstrating that efficient gate modulation requires scaling down the channel thickness to the minimum while ensuring the formation of densely packed grains.

RESULTS AND DISCUSSION

Fabrication and Thickness Control of PEA_2SnI_4 Perovskite Transistors

We fabricated two-dimensional perovskite field-effect transistors using PEA_2SnI_4 as a channel material with varying thicknesses (Figure 1a). The devices adopt a bottom-gate/bottom-contact structure on heavily p-doped silicon substrates capped with a 270 nm SiO_2 gate dielectric. The source and drain electrodes were composed of Au (30 nm)/Ti (3 nm). The PEA_2SnI_4 channel was deposited by a single-step spin-coating process in a nitrogen-filled glovebox. The thickness (t_{ch}) of the PEA_2SnI_4 channel in the perovskite FETs (34.0–305.1 nm) was controlled by varying the precursor concentration (0.06–0.36 M) and the spin speed (2500–6000 rpm), followed by thermal annealing (see the Experimental Section for detailed information). Channel thickness mainly scales linearly with the precursor concentration (Figure 1b), whereas spin speed has a minor influence (Figure S1). The fabricated devices were sealed in a N_2 -purged metal canister to prevent exposure to oxygen, humidity, and light and then transferred to a probe station for outgassing under high-vacuum conditions ($\sim 10^{-4}$ Torr) for 1 h before the electrical measurements.³⁹ UV–visible




Figure 1. (a) Cross-sectional schematic of a bottom-gate, bottom-contact perovskite FET with the Au/Ti source and drain electrodes, PEA_2SnI_4 channel, SiO_2 gate dielectric, and heavily doped $\text{p}^{++}\text{-Si}$ gate. (b) Channel thickness ($t_{\text{ch}} = 34.0\text{--}305.1$ nm) as a function of precursor concentration shows that the thickness depends linearly on the precursor concentration (0.06–0.36 M). (c) UV–visible absorption spectra of five representative PEA_2SnI_4 films spanning the range of precursor concentrations.

absorption spectra of various films with different concentrations (0.06–0.36 M) exhibit absorption peaks at 432, 523, and 611 nm (Figure 1c), consistent with previous reports on PEA_2SnI_4 .^{40,41} The Tauc plot analysis yields a consistent optical bandgap of 1.97 ± 0.01 eV for all samples (Figure S2). This invariance in optical properties suggests that changing the precursor concentration effectively controls the channel thickness without altering the electronic structure of the PEA_2SnI_4 films.

Thickness-Dependent Gate Modulation and Carrier Transport in Perovskite FETs

We performed electrical measurements to investigate the impact of channel thickness ($t_{\text{ch}} = 34.0\text{--}305.1$ nm) on the carrier transport and gate modulation efficiency. A pulsed-bias scheme (5 ms pulse width and 1 s relaxation time between each step) was applied to minimize the effects of ion migration (see Figure S3 for the detailed measurement method).⁴² Figure 2a presents the transfer characteristics (drain current versus gate voltage, $I_{\text{D}}\text{--}V_{\text{GS}}$) measured at a fixed drain voltage (V_{DS}) of -1 V. All devices show p-type conduction behavior, but exhibit distinct operational characteristics depending on their thicknesses. Thin-channel devices (teal curves) demonstrate transistor-like behavior with both turn-on and turn-off states, whereas thick-channel devices (brown curves) suffer from a loss of gate modulation, exhibiting high off-currents and resistor-like behavior where the current cannot be effectively modulated by the gate voltage. To investigate the possible parasitic leakage pathways, we also evaluated the gate leakage current (I_{G}) of the devices (Supporting Information, Section 4). The thin-channel device exhibits $I_{\text{D}} \gg I_{\text{G}}$ at the turn-on state, and the thick-channel device displays $I_{\text{D}} \gg I_{\text{G}}$ across the entire gate voltage sweep, indicating that gate leakage is negligibly small and that the inefficient gate modulation does not primarily




Figure 2. Electrical characteristics of PEA_2SnI_4 FETs with t_{ch} ranging from 34.0 to 305.1 nm. (a) $I_{\text{D}}-V_{\text{GS}}$ measured at $V_{\text{DS}} = -1$ V; devices with thin and thick channels are shown as teal and brown curves, respectively. (b) I_{on} as a function of t_{ch} ; the three thinnest devices exhibit low I_{on} and are highlighted by a teal-colored circle. (c) $I_{\text{D}}-V_{\text{DS}}$ measured at $V_{\text{GS}} = -40$ V.

originate from gate leakage. The on-current (I_{on} ; defined as the maximum current) generally increases with t_{ch} (Figure 2b), but a deviation is observed for the three thinnest devices (circled in Figure 2b). We attribute this trend not to the direct effect of channel thickness, but to the crystallinity, specifically incomplete film coverage at low precursor concentrations (further discussion in a later section). The output characteristics (drain current versus drain voltage, $I_{\text{D}}-V_{\text{DS}}$) measured at a fixed $V_{\text{GS}} = -40$ V confirm the enhanced conductance in thicker films (Figure 2c), consistent with the results from the transfer curves. Furthermore, the ohmic-like behavior of the output curves across all thicknesses indicates that the metal–semiconductor contact of the devices does not significantly limit carrier transport properties.^{43,44} To quantify this, we extracted width-normalized contact resistance ($R_{\text{C}}W$) using the transmission line method (TLM) for representative thin and thick devices ($t_{\text{ch}} = 54.3$ and 218.8 nm) (Supporting Information, Section 5). The extracted $R_{\text{C}}W$ values are $(2.98 \pm 0.40) \times 10^4 \Omega \text{ cm}$ and $(5.94 \pm 2.69) \times 10^3 \Omega \text{ cm}$, respectively, which are consistent with the typical range of contact resistance reported for PEA_2SnI_4 FETs using Au contacts.^{37,44,45} Since contact resistance becomes significant when I_{D} is high, the failure of thick-channel devices to turn off is not primarily attributed to contact-related effects. This also supports that the loss of gate modulation originates from unmodulated bulk channels.

We extracted electrical parameters from the transfer curves to quantitatively investigate gate modulation and carrier transport properties (Figure 3; extraction procedures for threshold voltage and field-effect mobility are provided in the Supporting Information, Section 6). The most characteristic trend is the collapse of the on/off ratio to unity, once t_{ch} exceeds a critical thickness of ~ 150 nm (Figure 3a). This defines two operational regions: Region I ($t_{\text{ch}} < \sim 150$ nm, transistor-like) where the device can be turned off and Region II ($t_{\text{ch}} > \sim 150$ nm, resistor-like) where the device cannot be turned off. Within Region I, the devices become progressively difficult to turn off, showing that the threshold voltage (V_{th}) shifts positively with t_{ch} (Figure 3b). This linear dependence yields a bulk dopant density (N_{A}) of $(7.2 \pm 2.0) \times 10^{16} \text{ cm}^{-3}$, using the relation of $V_{\text{th}} = V_{\text{FB}} + (qN_{\text{A}}/C_{\text{ox}})t_{\text{ch}}$, where V_{FB} is the flat-band voltage, q is the elementary charge, and C_{ox} is the gate dielectric




Figure 3. Thickness dependence of key device parameters of PEA_2SnI_4 FETs. (a) On/off ratio of PEA_2SnI_4 FETs versus t_{ch} exhibits two distinct regions. Devices in Region I (thin channels; transistor-like operation) display on/off switching behavior, whereas devices in Region II (thick channels; resistor-like operation) lose gate modulation. The dashed line corresponds to the boundary between the two regions. (b) V_{th} and (c) SS extracted from the devices in Region I. (d) μ_{FE} for all devices.

capacitance per area. This background hole density is consistent with previous reports on tin halide perovskites,^{46–48} highlighting the substantial presence of bulk dopants. A detailed statistical analysis of this extraction method is provided in the Supporting Information, Section 7. In addition to V_{th} , the subthreshold swing (SS) degrades with t_{ch} (Figure 3c). For ideal FETs where deep traps are located solely at the dielectric interface, SS should be independent of channel thickness. In our PEA_2SnI_4 FETs, however, I_{D} can include contributions from holes across the channel thickness, and trap states within the perovskite channel can also contribute to the thickness-dependent degradation of SS. The SS– t_{ch} trend was further examined by considering possible interface, bulk, and surface trap contributions (Supporting Information, Section 8), supporting that bulk-distributed traps may be involved in the loss of gate modulation in thick channels.

While gate modulation (on/off ratio, V_{th} , and SS) degrades with thickness, charge transport efficiency improves. The field-effect mobility (μ_{FE}) (Figure 3d) shows an upward trend with t_{ch} . This contrasting trend between gate modulation and charge transport arises from their different mechanisms, i.e., the gate modulation is a vertical electrostatic effect limited by the channel thickness, whereas carrier transport is a lateral process governed by in-plane charge scattering (further discussion in a later section). Note that since thick-channel devices (Region II) exhibit inefficient gate modulation, these μ_{FE} values should be interpreted as an apparent field-effect mobility that does not fully reflect gate-controlled carrier transport.

To further examine whether the thickness-dependent gate modulation is preserved beyond the linear operation regime, we also measured transfer characteristics at a higher drain voltage $V_{\text{DS}} = -40$ V, corresponding to saturation mode operation (Supporting Information, Section 9) for the same devices used for the linear mode operation ($V_{\text{DS}} = -1$ V; Figures 2a and 3).

The electrical properties remain similar to those observed in the linear mode operation: (1) The on/off ratio becomes unity for devices with $t_{\text{ch}} > \sim 150$ nm; (2) the threshold voltage positively shifts with increasing channel thickness; (3) the sub-threshold swing degrades with channel thickness; and (4) the mobility increases with channel thickness. This consistency between the linear and saturation mode operations supports that the thickness-dependent degradation of gate modulation remains robust with respect to the operation regime and is not a specific artifact of the linear mode analysis.

The devices discussed above were based on the bottom-gate, bottom-contact (BGBC) structure (see Figure 1a). We additionally examined the bottom-gate, top-contact (BGTC) devices with various channel thicknesses (29.2–182.1 nm) (Supporting Information, Section 10). In the BGTC structure, carriers are injected from the top side of the film, whereas the gate field is applied from the bottom dielectric interface. Thus, this structure provides a complementary test of whether the observed thickness dependence is primarily governed by the electrostatic control depth of the bottom gate, rather than by the bottom-contact geometry. The BGTC devices exhibit the same qualitative transition as observed in the BGBC devices: thinner channels retain transistor-like switching, whereas thicker channels show degraded gate modulation. These results suggest that the channel thickness limit for gate modulation is not primarily caused by the bottom-contact configuration but is more closely associated with the finite electrostatic control depth of the bottom gate.

Limit of Gate Modulation in Thick-Channel Transistors by Bulk Dopants and Traps

To understand the degradation of gate modulation (on/off ratio and SS) in thick PEA_2SnI_4 FETs, we investigated the contribution of the bulk channel that scales with channel thickness. First, we address the origin of the critical channel thickness (~ 150 nm), above which gate modulation is lost, and resistor-like conduction occurs (as shown in Figure 3a). The loss of the off-state can be attributed to the concept of a maximum depletion width ($W_{\text{d,max}}$). Figure 4a–c illustrates the energy band diagrams that describe the operational differences between thin- and thick-channel devices. In the on-state ($V_{\text{GS}} < V_{\text{FB}}$, Figure 4a), a hole accumulation layer forms at the channel/gate dielectric interface regardless of the channel thickness, enhancing current flow. However, to turn the device off ($V_{\text{GS}} > V_{\text{FB}}$), the gate must entirely deplete free holes distributed throughout the conducting flat-band region. For thin-channel devices where $t_{\text{ch}} < W_{\text{d,max}}$ (Figure 4b), the depletion width extends throughout the entire channel, effectively insulating the film. Conversely, if $t_{\text{ch}} > W_{\text{d,max}}$ (Figure 4c), the depletion width saturates at $W_{\text{d,max}}$ before reaching the top surface, leaving a parasitic conducting path (from $x = W_{\text{d,max}}$ to $x = t_{\text{ch}}$) that prevents the device from turning off. We validated this hypothesis of $W_{\text{d,max}}$ -limited gate control by calculating $W_{\text{d,max}}$ as a function of N_{A} using the one-dimensional Poisson equation for a p-type semiconductor.⁴⁹

$$W_{\text{d,max}} = \sqrt{\frac{2\epsilon_s}{qN_{\text{A}}} 2\phi_{\text{F}}} \quad (1)$$

where ϵ_s represents the permittivity of the semiconductor channel ($6.3\epsilon_0$, where ϵ_0 is the vacuum permittivity),⁵⁰ and $2\phi_{\text{F}}$ is

the maximum band bending at the dielectric/channel interface. The value of $2\phi_{\text{F}}$ was evaluated to be 1.73 ± 0.03 V using Tauc plot analysis and ultraviolet photoelectron spectroscopy (UPS) measurements (Figures S2 and S13 in the Supporting Information). Substituting the extracted N_{A} ($(7.2 \pm 2.0) \times 10^{16} \text{ cm}^{-3}$, from Figure 3b) into eq 1 yields a theoretical $W_{\text{d,max}}$ of 129 ± 18.0 nm, matching the experimentally observed critical thickness of ~ 150 nm. Note that the estimated uncertainty of $W_{\text{d,max}}$ ($\sim 14\%$) is calculated via standard error propagation and is predominantly driven by the standard deviation of N_{A} ($\sim 28\%$) (Supporting Information, Section 7). This consistency supports that the ‘resistor-like’ behavior in thick-channel devices arises from an electrostatic limit imposed by the high value of N_{A} , which is especially significant in tin halide perovskites.^{46–48} To ensure proper transistor-like switching behavior, the channel thickness must be geometrically engineered to satisfy $t_{\text{ch}} < W_{\text{d,max}}$.

In addition to the dopant effect, we investigated the role of trap states in limiting the SS. In conventional silicon FETs, the SS is dominated by interface traps as $D_{\text{it}} = \frac{C_{\text{ox}}}{q^2} \left(\frac{\text{SS} \log_{10} e}{kT/q} - 1 \right)$, where D_{it} is the density of states (DOS) of interface traps, and kT is the thermal energy (25.9 meV at 300 K). However, the increase in SS with increasing channel thickness in our devices (Figure 3c) suggests that the contribution of bulk traps (traps distributed throughout the channel volume) becomes progressively more significant relative to that of interface traps. To analyze this trend, we decouple the contributions of bulk traps from interface traps. Figure 4d,e shows the energy profiles of the total carrier density (n_{tot} ; containing both trapped and free carriers) and the DOS of bulk traps (D_{b}) as a function of E_{F} for four representative devices ($t_{\text{ch}} = 60.0, 107.6, 175.4$, and 254.4 nm). These profiles were calculated from transfer curves and the one-dimensional Poisson equation; thus, we can express the energy profiles of n_{tot} and D_{b} (extraction details in the Supporting Information, Section 12):

$$n_{\text{tot}}(E_{\text{F}} - E_{\text{V}}) = \frac{C_{\text{ox}}^2}{q\epsilon_s} \left(V_{\text{GS}} - V_{\text{FB}} - \left(1 + \frac{q^2 D_{\text{it}}}{C_{\text{ox}}} \right) \phi_0 \right) \left(1 + \frac{q^2 D_{\text{it}}}{C_{\text{ox}}} - \left(\frac{d\phi_0}{dV_{\text{GS}}} \right)^{-1} \right) \quad (2)$$

and $D_{\text{b}}(E_{\text{F}} - E_{\text{V}}) = dn_{\text{tot}}(E_{\text{F}} - E_{\text{V}})/d(E_{\text{F}} - E_{\text{V}})$, where ϕ_0 is the band bending at the dielectric/channel interface. To investigate the influence of bulk traps on the efficiency of gate modulation in perovskite FETs, the analysis is separated into the accumulation regime ($E_{\text{F}} - E_{\text{V}} < 0.12$ eV, green region) and the depletion regime ($E_{\text{F}} - E_{\text{V}} > 0.12$ eV, orange region), where $E_{\text{F}} - E_{\text{V}} = 0.12$ eV corresponds to the flat-band condition (Figure S13).

In the accumulation regime, the gate voltage induces positive charges in the channel (see Figure 4a). Figure 4d compares the calculated n_{tot} with the free carrier (hole) density (n_{free} ; shown as a black solid line), where n_{free} is calculated using $n_{\text{free}} = N_{\text{A}} \exp(-q\phi_0/kT)$. The results show that n_{tot} is comparable to n_{free} , but the difference between them increases as E_{F} approaches E_{V} . This difference implies the presence of a sharp distribution of bulk-trap states near the valence band maximum (known as band tail states), which is reflected in the D_{b} profile in the green region of Figure 4e. By fitting the band tail states




Figure 4. Effect of bulk dopants and traps on gate modulation. (a–c) Energy band diagrams explaining the thickness-dependent on/off behavior. (a) In the accumulation regime ($V_{GS} < V_{FB}$), the Fermi level (E_F) approaches the valence band maximum (E_v), accumulating holes at the dielectric/channel interface (green); conduction occurs via this layer and the pre-existing flat-band bulk holes (blue). (b) Thin-channel device ($t_{ch} < W_{d,max}$): the positive V_{GS} induces interface band bending (ϕ_0), and a large positive V_{GS} ($V_{GS} \gg V_{FB}$) can deplete the entire channel (orange). (c) Thick-channel device ($t_{ch} > W_{d,max}$): ϕ_0 saturates at $2\phi_F$, limiting the depletion width to its maximum value $W_{d,max}$; a residual flat-band region (blue) persists even at high V_{GS} , preventing turn-off. (d) Total carrier density (n_{tot}) vs $E_F - E_v$ in the accumulation regime (green); the black solid line denotes the free carrier density (n_{free}). (e) Bulk-trap DOS (D_b) vs $E_F - E_v$; the black dashed line represents the band tail states ($D_{b,tail}$); green/orange regions mark the accumulation/depletion regimes. Data in (d, e) are from different t_{ch} (60.0, 107.6, 175.4, and 254.4 nm). The gray window ($E_F - E_v < kT = 25.9$ meV (thermal energy at room temperature)) marks where the Boltzmann approximation becomes inaccurate relative to the Fermi–Dirac distribution.

($D_{b,tail}$) to an exponential distribution of energy ($D_{b,tail}(E) \propto \exp(-(E - E_v)/E_U)$), shown as a black dashed line in Figure 4e), we extract an average Urbach energy (E_U) of the devices of 18.2 meV (corresponding to the temperature of 211 K), excluding fitting outliers beyond 1.5σ . Note that this Urbach energy is smaller than thermal energy at room temperature (25.9 meV at 300 K), which implies shallow band tail states near the valence band maximum, consistent with the typical values of E_U reported for halide perovskites from optoelectronic measurements.^{51–53}

On the other hand, in the depletion regime ($V_{GS} > V_{FB}$), the interface band bending (ϕ_0) increases, pushing E_F deeper into the bandgap. Therefore, the D_b profile in this region represents deep bulk traps (orange region in Figure 4e), calculated to have an order of magnitude of $\sim 10^{18} \text{ cm}^{-3} \text{ eV}^{-1}$ without pronounced features such as peaks in the DOS. This substantial DOS value suggests that the contribution of bulk traps integrated over the film thickness ($D_b t_{ch}$) exceeds the contribution from the interface trap DOS (D_{it}) for thick-channel devices. For instance, with our extracted values ($D_{it} \sim 2.38 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$ and $D_b \sim 10^{18} \text{ cm}^{-3} \text{ eV}^{-1}$; D_{it} is derived from thin devices, see Supporting Information, Section 12), the crossover point where bulk traps become dominant is estimated at $t_{ch} \sim 42$ nm. This significant presence of deep bulk traps explains the trend of SS degradation in thicker films. Moreover, an energy-independent profile of D_b suggests that the deep traps do not

originate from a single type of point defect (typically producing a Gaussian-shaped DOS distribution); thus, these results are consistent with contributions from multiple types of defects, including traps located at grain boundaries. Note that our derivation of n_{tot} and D_b approximates the carrier density in the channel using the Boltzmann distribution rather than the Fermi–Dirac distribution. This approximation becomes inaccurate when E_F is very close to E_v ($E_F - E_v < kT$, $kT = 25.9$ meV at 300 K). Therefore, this energy range is excluded from our analysis and is marked as the gray regions in Figure 4d,e (see Section 12 in the Supporting Information for a detailed discussion).

Crystallinity-Dependent Carrier Transport and Trapping

In the previous sections, we observed improved carrier transport in thicker films (I_{on} and μ_{FE} ; Figures 2b and 3d) and the significant presence of deep bulk traps (SS and D_b ; Figures 3c and 4d). We relate these properties to the polycrystalline nature of the spin-coated perovskite channels, specifically the influence of grain size and the associated grain boundaries. In this section, we investigate the impact of channel crystallinity on the thickness-dependent charge transport. To evaluate the crystallinity of our films, we conducted out-of-plane X-ray diffraction (XRD) measurements (Figure 5a) for films deposited from different precursor concentrations (0.06–0.36 M). The results display sharp (00 ℓ) reflections ($\ell = 2, 4, 6, 8$, and 10) at nearly the




Figure 5. (a) Out-of-plane XRD patterns of films prepared with precursor concentrations of 0.06–0.36 M; the inset shows the enlarged (002) peaks. (b) μ_{FE} as a function of grain size; the grain size is estimated from XRD and color-coded to match panel (a). (c–e) SEM images of films deposited from precursor concentrations of 0.06, 0.18, and 0.36 M. (f) Grain boundary trap density ($N_{T,GB}$) versus t_{ch} ; the black solid line represents the average $N_{T,GB}$, excluding the three thinnest devices. (g) Apparent bulk-trap density (N_b) arising from $N_{T,GB}$.

same positions across all films, indicating that the PEA_2SnI_4 crystals are highly oriented with a *c*-axis preference.^{54,55} Despite their similar crystal structure, the lateral grain size (calculated from the Scherrer equation)^{56,57} exhibits an increase from 41 to 113 nm as the precursor concentration increases. This structural trend provides insights into the apparent thickness-dependent field-effect mobility (Figure 3d). Since the precursor concentration dictates both channel thickness (Figure 1b) and grain size (Figure 5a), the enhanced carrier transport in thicker films is driven by the reduced grain boundary scattering associated with larger grains (Figure 5b), rather than the explicit effect of channel thickness. Top-view scanning electron microscopy (SEM) images (Figure 5c–e) visualize the variation in film coverage governed by the precursor concentration. Films deposited from dilute precursors (0.06 M) exhibit incomplete film coverage (Figure 5c), whereas higher precursor concentrations yield densely packed films (Figure 5d,e). The discontinuity in the film of 0.06 M disrupts the pathways for current flow, explaining the particularly low on-current observed in the thinnest devices (devices circled in Figure 2b). Cross-sectional SEM images further examine the dielectric/channel interface and the bottom-contact edge

(Figure S15). These images show that the PEA_2SnI_4 films are continuously formed on the gate dielectric, without gross interfacial voids or film breakage at the perovskite/ SiO_2 interface or around the bottom-contact edge within the resolution of SEM. Although these observations do not exclude nanoscale interfacial disorder, they rule out large structural failure at the buried dielectric or contact interfaces as the dominant origin of the thickness-dependent degradation of gate modulation.

In addition to limiting charge transport via scattering, grain boundaries can also introduce trap states that contribute to the degradation of gate modulation. To estimate the possible grain-boundary-related trapping contribution in our devices, we employed the Levinson–Proano method to extract the grain boundary trap density ($N_{T,GB}$, as shown in Figure 5f; the detailed procedure is provided in Figure S17).^{58–60} This analysis reveals that $N_{T,GB}$ saturates at $\sim 1.6 \times 10^{12} \text{ cm}^{-2}$ for fully covered films. Based on the polycrystalline nature of the perovskite channel observed from top-view SEM images (Figure 5c–e) and atomic force microscopy images (Figure S16), we used a simplified square-columnar-grain model to convert $N_{T,GB}$ into an apparent volume trap density (N_b). This conversion is intended as an order-of-magnitude estimate of whether grain boundary-related traps could contribute to an apparent bulk-trap response that scales with channel thickness. Under this assumption, N_b is approximated as $\sim 4 \times N_{T,GB}/(\text{grain size})$ (Figure 5g) (see Supporting Information, Section 15). This estimation yields N_b ranging from $\sim 6 \times 10^{17}$ to $\sim 2.2 \times 10^{18} \text{ cm}^{-3}$, implying a substantial density of deep traps (0.7–2.7 traps per 1000 unit cells of PEA_2SnI_4), which is consistent with the high DOS of bulk traps (D_b) calculated in the previous section (Figure 4e). This agreement supports grain boundary-related traps as a plausible contributor to the apparent bulk traps.

Thickness Scaling Limits in Polycrystalline Perovskite FETs

Based on electrical and structural analyses, we investigate the thickness scaling limits for solution-processed 2D perovskite FETs, where the channel thickness and film crystallinity are governed by the precursor concentration. Figure 6a maps the experimental device performance into quadrants defined by the on/off ratio and the on-current (I_{on}), illustrating the trade-off between carrier conduction and electrostatic gate control (Regions I to IV). Devices formed from dilute precursors (Region II) exhibit poor carrier transport due to discontinuous film coverage and small grains, despite the advantage of thin channels for gate modulation. Conversely, devices formed from concentrated precursors (Region IV) exhibit excellent conduction due to enlarged grains, but suffer from a collapse in gate modulation because the channel thickness exceeds the maximum depletion width. The intermediate precursor concentrations (Region I) enable the formation of a continuous film for efficient carrier transport, while maintaining a sufficiently thin channel to minimize the degradation of gate modulation.

Figure 6b schematically summarizes the constraints governing the device operation. While increasing the precursor concentration leads to larger grains and enhances carrier transport (purple trend), channel thickening degrades gate modulation. The increased thickness of the channel results in a higher contribution of bulk dopants (N_A) and traps (D_b) that screen the gate field, degrading the threshold voltage and subthreshold swing. The gate loses electrostatic control once the channel thickness surpasses the limit of the maximum depletion width ($W_{d,max}$, determined by N_A) (dark blue trend). These results




Figure 6. (a) Plot of on/off ratio versus I_{on} , where data points are color-coded by t_{ch} (teal/brown symbols represent thin/thick channels). Devices in Region I (moderate t_{ch}) achieve high I_{on} and high on/off ratios. Region II (low concentration, thin channel) exhibits reduced I_{on} and Region IV (high concentration, thick channel) shows suppressed on/off ratios. (b) Schematic illustration of performance optimization guidelines as a function of the precursor concentration. Low concentrations result in pinhole-rich films with low I_{on} . Increasing the concentration yields densely packed grains, enhancing carrier transport (purple trend), but the resulting increase in channel thickness increases the effects of bulk dopants (N_A) and bulk traps (D_b), thereby suppressing gate modulation. Once t_{ch} exceeds the maximum depletion width $W_{d,max}$, the device cannot be fully turned off (dark blue trend). Thus, the optimal precursor concentration corresponds to the minimum required to achieve densely packed films, thereby forming the thinnest channel without degrading grain connectivity.

suggest a thickness scaling limit for high-performance polycrystalline perovskite FETs, requiring that the channel thickness be minimized while ensuring the formation of densely packed grains.

CONCLUSIONS

In summary, we investigated the electrical properties of PEA_2SnI_4 perovskite FETs by varying the channel thickness (34.0–305.1 nm). We estimated a critical thickness of ~ 150 nm, corresponding to the maximum depletion width determined by the bulk dopant density ($\sim 7.2 \times 10^{16} \text{ cm}^{-3}$). Beyond this thickness, the gate field fails to deplete the entire bulk channel, resulting in the collapse of the on/off ratio to unity. Furthermore, our analysis of bulk traps attributes the degradation of the subthreshold swing to a high density of deep bulk traps ($\sim 10^{18} \text{ cm}^{-3} \text{ eV}^{-1}$). Structural analysis reveals that a sufficient channel thickness is required to ensure film coverage and that grain boundaries can act as a source of apparent bulk traps. We propose a design guideline for maximizing gate modulation in polycrystalline perovskite FETs, requiring that the channel thickness be minimized while ensuring the formation of densely packed grains. This study provides physical insights into the effects of dopants and traps within the perovskite channel, offering a strategy for maximizing electrostatic modulation in perovskite electronic devices.

EXPERIMENTAL SECTION

Precursor Preparation

Precursor solutions of phenethylammonium tin iodide (PEA_2SnI_4), with concentrations ranging from 0.06 to 0.36 M, were prepared by dissolving phenethylammonium iodide (PEAI, 400 mg/mL) and tin iodide (SnI_2 , 300 mg/mL) in *N,N*-dimethylformamide (DMF) at a

2.4:1 molar ratio, including a 20% excess of PEA1 for better crystallization.⁶¹ All reagents were purchased from Sigma-Aldrich. The precursor solutions were stirred for 3.5 h at 60 °C in a nitrogen-filled glovebox before film deposition.

Device Fabrication

Highly p-doped Si substrates with thermally grown 270 nm SiO_2 were sequentially cleaned in acetone, isopropanol, and deionized water for 10 min each, followed by drying under a nitrogen flow. Bottom-contact electrodes consisting of Ti (3 nm) and Au (30 nm) were deposited by electron-beam evaporation, patterned through a shadow mask (channel width and length are 1000 and 150 μm , respectively). The substrates were subsequently cleaned again with acetone, isopropanol, and deionized water and exposed to UV-ozone treatment. PEA_2SnI_4 thin films were then deposited by spin-coating the precursor solutions at 2500, 4000, or 6000 rpm, followed by annealing at 100 °C for 10 min inside a nitrogen-filled glove box.

Characterization

The channel thickness of PEA_2SnI_4 films was measured using a surface profiler (ET-200, Kosaka). Film surface morphology was characterized by a field-emission scanning electron microscope (GeminiSEM 560, ZEISS). Out-of-plane X-ray diffraction (D8-Advance, Bruker) was employed to examine crystallinity. UV–visible absorption spectra were acquired using a V-770 spectrophotometer (JASCO). The Fermi level and valence band maximum were determined by ultraviolet photoelectron spectroscopy (Axis Supra+, Kratos). Electrical characteristics of the PEA_2SnI_4 transistors were measured in a vacuum probe station (TTPX, Lake Shore Cryotronics) using a semiconductor parameter analyzer (4200-SCS, Keithley) at room temperature. Detailed transistor analysis procedures are provided in the Supporting Information, Section 6.

ASSOCIATED CONTENT

Supporting Information

The Supporting Information is available free of charge at <https://pubs.acs.org/doi/10.1021/acsaelm.6c01128>.

Channel thickness control of PEA_2SnI_4 perovskite transistors, Tauc plot analysis, pulse-mode biasing scheme for electrical measurements, gate leakage current measurements, transmission line method, FET parameter extraction procedure, statistical evaluation of bulk dopant density, analysis of the subthreshold swing–channel thickness relationship, saturation mode electrical characteristics, electrical properties of bottom-gate/top-contact FETs, ultraviolet photoelectron spectroscopy (UPS) for perovskite films, detailed procedure for bulk-trap analysis, cross-sectional scanning electron microscopy, top-view atomic force microscopy, and Levinson–Proano analysis (DOCX)

AUTHOR INFORMATION

Corresponding Authors

Keehoon Kang – Department of Materials Science and Engineering, Research Institute of Advanced Materials, and Institute of Applied Physics, Seoul National University, Seoul 08826, Korea; orcid.org/0000-0003-1230-3626; Email: keehoon.kang@snu.ac.kr

Takhee Lee – Department of Physics and Astronomy, and Institute of Applied Physics, Seoul National University, Seoul 08826, Korea; orcid.org/0000-0001-5988-5219; Email: tlee@snu.ac.kr

Authors

Jaeyong Woo – Department of Physics and Astronomy, and Institute of Applied Physics, Seoul National University, Seoul 08826, Korea

Seongmin Ko – Department of Physics and Astronomy, and Institute of Applied Physics, Seoul National University, Seoul 08826, Korea

Youngmin Song – Department of Physics and Astronomy, and Institute of Applied Physics, Seoul National University, Seoul 08826, Korea

Yeeun Kim – Department of Physics and Astronomy, and Institute of Applied Physics, Seoul National University, Seoul 08826, Korea

Sunggyu Ryoo – Department of Physics and Astronomy, and Institute of Applied Physics, Seoul National University, Seoul 08826, Korea

Taehyun Kong – Department of Materials Science and Engineering, Research Institute of Advanced Materials, and Institute of Applied Physics, Seoul National University, Seoul 08826, Korea; orcid.org/0009-0003-6936-6545

Complete contact information is available at:

<https://pubs.acs.org/doi/10.1021/acsaelm.6c01128>

Author Contributions

Jaeyong Woo, Keehoon Kang, and Takhee Lee designed the experiments; **Jaeyong Woo** fabricated the devices and conducted the electrical measurements; **Jaeyong Woo** and **Seongmin Ko** constructed equations and interpreted the device data; **Youngmin Song, Yeeun Kim, Sunggyu Ryoo, and Taehyun Kong** analyzed optical measurements and assisted in finding overall mechanisms; and **Jaeyong Woo, Keehoon Kang, and Takhee Lee** wrote the manuscript with all of the authors. All authors contributed to the discussion and preparation of the final manuscript.

Notes

The authors declare no competing financial interest.

ACKNOWLEDGEMENTS

The authors appreciate the financial support of the National Research Foundation of Korea (NRF) grant (No. RS-2024-00342191, No. 2019R1A6A1A10073437, and No. RS-2023-00220471) funded by the Ministry of Science and ICT (MSIT) of Korea.

REFERENCES

- (1) Liu, S.; Li, J.; Xiao, W.; Chen, R.; Sun, Z.; Zhang, Y.; Lei, X.; Hu, S.; Kober-Czerny, M.; Wang, J.; Ren, F.; Zhou, Q.; Raza, H.; Gao, Y.; Ji, Y.; Li, S.; Li, H.; Qiu, L.; Huang, W.; Zhao, Y.; Xu, B.; Liu, Z.; Snaith, H. J.; Park, N. G.; Chen, W. Buried Interface Molecular Hybrid for Inverted Perovskite Solar Cells. *Nature* **2024**, 632 (8025), 536–542.
- (2) Kim, D.; Choi, H.; Jung, W.; Kim, C.; Park, E. Y.; Kim, S.; Jeon, N. J.; Song, S.; Park, T. Phase Transition Engineering for Effective Defect Passivation to Achieve Highly Efficient and Stable Perovskite Solar Cells. *Energy Environ. Sci.* **2023**, 16 (5), 2045–2055.
- (3) Cao, F.; Li, L. Progress of Lead-Free Halide Perovskites: From Material Synthesis to Photodetector Application. *Adv. Funct. Mater.* **2021**, 31 (11), 2008275.
- (4) Kim, J. S.; Heo, J. M.; Park, G. S.; Woo, S. J.; Cho, C.; Yun, H. J.; Kim, D. H.; Park, J.; Lee, S. C.; Park, S. H.; Yoon, E.; Greenham, N. C.;

Lee, T. W. Ultra-Bright, Efficient and Stable Perovskite Light-Emitting Diodes. *Nature* **2022**, 611 (7937), 688–694.

(5) Zhao, B.; Lian, Y.; Cui, L.; Divitini, G.; Kusch, G.; Ruggeri, E.; Auras, F.; Li, W.; Yang, D.; Zhu, B.; Oliver, R. A.; MacManus-Driscoll, J. L.; Stranks, S. D.; Di, D.; Friend, R. H. Efficient Light-Emitting Diodes from Mixed-Dimensional Perovskites on a Fluoride Interface. *Nat. Electron.* **2020**, 3 (11), 704–710.

(6) You, J.; Hong, Z.; Chen, Q.; Cai, M.; Song, T. Bin; Chen, C. C.; Lu, S.; Liu, Y.; Zhou, H.; Yang, Y. Low-Temperature Solution-Processed Perovskite Solar Cells with High Efficiency and Flexibility. *ACS Nano* **2014**, 8 (2), 1674–1680.

(7) Herz, L. M. Charge-Carrier Mobilities in Metal Halide Perovskites: Fundamental Mechanisms and Limits. *ACS Energy Lett.* **2017**, 2 (7), 1539–1548.

(8) Li, F.; Yu, W.; Guan, X.; Wu, T. Emerging Transistor Applications Enabled by Halide Perovskites. *Acc. Mater. Res.* **2022**, 3 (1), 8–20.

(9) Mitzi, D. B.; Dimitrakopoulos, C. D.; Rosner, J.; Medeiros, D. R.; Xu, Z.; Noyan, C. Hybrid Field-Effect Transistor Based on a Low-Temperature Melt-Processed Channel Layer. *Adv. Mater.* **2002**, 14 (23), 1772–1776.

(10) Kong, T.; Kim, Y.; Cho, J.; Choi, H.; Zhang, Y.; Ahn, H.; Woo, J.; Kim, D.; Lee, J.; Sirringhaus, H.; Lee, T.; Kang, K. Thermal Annealing-Induced Phase Conversion in N-Type Triple-Cation Lead-Based Perovskite Field Effect Transistors. *ACS Appl. Mater. Interfaces*. **2025**, 17 (5), 8501–8512.

(11) Du, L.; Le, Z.; Liu, A.; Zhu, H. Tin Halide Perovskites: A Promising Candidate for High-Performance p-Channel Transistors. *ACS Appl. Electron. Mater.* **2025**, 7 (11), 4662–4674.

(12) Ahmed, S.; Gondal, M. A.; Alzahrani, A. S.; Parvaz, M.; Ahmed, A.; Hussain, S. Recent Trends and Challenges in Lead-Free Perovskite Solar Cells: A Critical Review. *ACS Appl. Energy Mater.* **2024**, 7 (4), 1382–1397.

(13) Senanayak, S. P.; Yang, B.; Thomas, T. H.; Giesbrecht, N.; Huang, W.; Gann, E.; Nair, B.; Goedel, K.; Guha, S.; Moya, X.; McNeill, C. R.; Docampo, P.; Sadhanala, A.; Friend, R. H.; Sirringhaus, H. Understanding Charge Transport in Lead Iodide Perovskite Thin-Film Field-Effect Transistors. *Sci. Adv.* **2017**, 3 (1), e1601935.

(14) Ghasemi, M.; Guo, B.; Darabi, K.; Wang, T.; Wang, K.; Huang, C. W.; Lefler, B. M.; Taussig, L.; Chauhan, M.; Baucum, G.; Kim, T.; Gomez, E. D.; Atkin, J. M.; Priya, S.; Amassian, A. A Multiscale Ion Diffusion Framework Sheds Light on the Diffusion–Stability–Hysteresis Nexus in Metal Halide Perovskites. *Nat. Mater.* **2023**, 22 (3), 329–337.

(15) Zhou, Z.; Li, Q.; Chen, M.; Zheng, X.; Wu, X.; Lu, X.; Tao, S.; Zhao, N. High-Mobility and Bias-Stable Field-Effect Transistors Based on Lead-Free Formamidinium Tin Iodide Perovskites. *ACS Energy Lett.* **2023**, 8 (10), 4496–4505.

(16) Liu, A.; Zhu, H.; Bai, S.; Reo, Y.; Zou, T.; Kim, M. G.; Noh, Y. Y. High-Performance Inorganic Metal Halide Perovskite Transistors. *Nat. Electron.* **2022**, 5 (2), 78–83.

(17) Papavassiliou, G.; Koutselas, I. B.; Terzis, A.; Whangbo, M.-H. Structural and electronic properties of the natural quantum-well system (C₆H₅CH₂CH₂NH₃)₂SnI₄. *Solid State Commun.* **1994**, 91 (9), 695–698.

(18) Ryu, H.; Reo, Y.; Park, W.; Lee, D.; Choi, H.; Yoo, S.; Liu, A.; Zhu, H.; Noh, Y. Y. Chloride Additives as Crystallinity Modulators in 2D Tin Halide Perovskite Transistors. *Small Struct.* **2025**, 6 (8), 2500055.

(19) Jeong, B. H.; Prayogo, J. A.; Lee, J.; Lee, S. W.; Whang, D. R.; Chang, D. W.; Park, H. J. Molecular Interlayer for High-Performance and Stable 2D Tin Halide Perovskite Transistor. *Adv. Sci.* **2025**, 12 (26), 2409088.

(20) Matsushima, T.; Hwang, S.; Sandanayaka, A. S. D.; Qin, C.; Terakawa, S.; Fujihara, T.; Yahiro, M.; Adachi, C. Solution-Processed Organic–Inorganic Perovskite Field-Effect Transistors with High Hole Mobilities. *Adv. Mater.* **2016**, 28 (46), 10275–10281.

(21) Treglia, A.; Ambrosio, F.; Martani, S.; Folpini, G.; Barker, A. J.; Albaqami, M. D.; De Angelis, F.; Poli, I.; Petrozza, A. Effect of

Electronic Doping and Traps on Carrier Dynamics in Tin Halide Perovskites. *Mater. Horiz.* **2022**, *9* (6), 1763–1773.

(22) Jin, H.; Debroye, E.; Keshavarz, M.; Scheblykin, I. G.; Roeffaers, M. B. J.; Hofkens, J.; Steele, J. A. It's a Trap! On the Nature of Localised States and Charge Trapping in Lead Halide Perovskites. *Mater. Horiz.* **2020**, *7* (2), 397–410.

(23) Yang, Y.; Wu, J.; Wang, X.; Guo, Q.; Liu, X.; Sun, W.; Wei, Y.; Huang, Y.; Lan, Z.; Huang, M.; Lin, J.; Chen, H.; Wei, Z. Suppressing Vacancy Defects and Grain Boundaries via Ostwald Ripening for High-Performance and Stable Perovskite Solar Cells. *Adv. Mater.* **2020**, *32* (7), 1904347.

(24) Meggiolaro, D.; Ricciarelli, D.; Alasmari, A. A.; Alasmari, F. A. S.; De Angelis, F. Tin versus Lead Redox Chemistry Modulates Charge Trapping and Self-Doping in Tin/Lead Iodide Perovskites. *J. Phys. Chem. Lett.* **2020**, *11* (9), 3546–3556.

(25) Xu, P.; Chen, S.; Xiang, H. J.; Gong, X. G.; Wei, S. H. Influence of Defects and Synthesis Conditions on the Photovoltaic Performance of Perovskite Semiconductor CsSnI_3 . *Chem. Mater.* **2014**, *26* (20), 6068–6072.

(26) Ni, Z.; Bao, C.; Liu, Y.; Jiang, Q.; Wu, W.-Q.; Chen, S.; Dai, X.; Chen, B.; Hartweg, B.; Yu, Z.; Holman, Z.; Huang, J. Resolving Spatial and Energetic Distributions of Trap States in Metal Halide Perovskite Solar Cells. *Science* **2020**, *367* (6484), 1352–1358.

(27) Srivastava, S.; Ranjan, S.; Yadav, L.; Sharma, T.; Choudhary, S.; Agarwal, D.; Singh, A.; Satapathi, S.; Gupta, R. K.; Garg, A.; Nalwa, K. S. Advanced Spectroscopic Techniques for Characterizing Defects in Perovskite Solar Cells. *Commun. Mater.* **2023**, *4* (1), 52.

(28) Wu, N.; Yang, T.; Wang, Z.; Wu, Y.; Wang, Y.; Ma, C.; Li, H.; Du, Y.; Zhao, D.; Wang, S.; Liu, P.; Huang, W.; Ren, X.; Liu, S.; Zhao, K. Stabilizing Precursor Solution and Controlling Crystallization Kinetics Simultaneously for High-Performance Perovskite Solar Cells. *Adv. Mater.* **2023**, *35* (44), 2304809.

(29) Fassl, P.; Lami, V.; Bausch, A.; Wang, Z.; Klug, M. T.; Snaith, H. J.; Vaynzof, Y. Fractional Deviations in Precursor Stoichiometry Dictate the Properties, Performance and Stability of Perovskite Photovoltaic Devices. *Energy Environ. Sci.* **2018**, *11* (12), 3380–3391.

(30) Song, Z.; Wathage, S. C.; Phillips, A. B.; Tompkins, B. L.; Ellingson, R. J.; Heben, M. J. Impact of Processing Temperature and Composition on the Formation of Methylammonium Lead Iodide Perovskites. *Chem. Mater.* **2015**, *27* (13), 4612–4619.

(31) Li, B.; Binks, D.; Cao, G.; Tian, J. Engineering Halide Perovskite Crystals through Precursor Chemistry. *Small* **2019**, *15* (47), 1903613.

(32) Wieghold, S.; Correa-Baena, J. P.; Nienhaus, L.; Sun, S.; Shulenberger, K. E.; Liu, Z.; Tresback, J. S.; Shin, S. S.; Bawendi, M. G.; Buonassisi, T. Precursor Concentration Affects Grain Size, Crystal Orientation, and Local Performance in Mixed-Ion Lead Perovskite Solar Cells. *ACS Appl. Energy Mater.* **2018**, *1* (12), 6801–6808.

(33) Liu, C.; Cheng, Y. B.; Ge, Z. Understanding of Perovskite Crystal Growth and Film Formation in Scalable Deposition Processes. *Chem. Soc. Rev.* **2020**, *49* (6), 1653–1687.

(34) Heo, S.; Seo, G.; Lee, Y.; Lee, D.; Seol, M.; Lee, J.; Park, J. B.; Kim, K.; Yun, D. J.; Kim, Y. S.; Shin, J. K.; Ahn, T. K.; Nazeeruddin, M. K. Deep Level Trapped Defect Analysis in $\text{CH}_3\text{NH}_3\text{PbI}_3$ Perovskite Solar Cells by Deep Level Transient Spectroscopy. *Energy Environ. Sci.* **2017**, *10* (5), 1128–1133.

(35) Le Corre, V. M.; Duijnste, E. A.; El Tambouli, O.; Ball, J. M.; Snaith, H. J.; Lim, J.; Koster, L. J. A. Revealing Charge Carrier Mobility and Defect Densities in Metal Halide Perovskites via Space-Charge-Limited Current Measurements. *ACS Energy Lett.* **2021**, *6* (3), 1087–1094.

(36) Peán, E. V.; Dimitrov, S.; De Castro, C. S.; Davies, M. L. Interpreting Time-Resolved Photoluminescence of Perovskite Materials. *Phys. Chem. Chem. Phys.* **2020**, *22* (48), 28345–28358.

(37) Tyznik, C.; Waldrip, M.; Sullivan, R. P.; Mirhosseini, M.; Berry, A.; Dwyer, S.; Cakir, H. Y.; Coffey, T.; Loo, Y. L.; Jurchescu, O. D. A Study on Contact Resistance as a Function of Surface Treatment in Perovskite Field-Effect Transistors. *ACS Appl. Electron. Mater.* **2023**, *5* (10), 5343–5351.

(38) Fang, N.; Nagashio, K. Accumulation-Mode Two-Dimensional Field-Effect Transistor: Operation Mechanism and Thickness Scaling Rule. *ACS Appl. Mater. Interfaces* **2018**, *10* (38), 32355–32364.

(39) Kim, Y.; Woo, J.; Jung, Y. K.; Ahn, H.; Kim, I.; Reo, Y.; Lim, H.; Lee, C.; Lee, J.; Kim, Y.; Choi, H.; Lee, M. H.; Lee, J.; Stranks, S. D.; Sirringhaus, H.; Noh, Y. Y.; Kang, K.; Lee, T. Reversible Oxidative p-Doping in 2D Tin Halide Perovskite Field-Effect Transistors. *ACS Energy Lett.* **2024**, *9* (4), 1725–1734.

(40) Cai, S.; Ju, Y.; Wang, Y.; Li, X.; Guo, T.; Zhong, H.; Huang, L. Fast-Response Oxygen Optical Fiber Sensor Based on PEA_2SnI_4 Perovskite with Extremely Low Limit of Detection. *Adv. Sci.* **2022**, *9* (8), 2104708.

(41) Yuan, F.; Zheng, X.; Johnston, A.; Wang, Y.-K.; Zhou, C.; Dong, Y.; Chen, B.; Chen, H.; Fan, J. Z.; Sharma, G.; Li, P.; Gao, Y.; Voznyy, O.; Kung, H.-T.; Lu, Z.-H.; Bakr, O. M.; Sargent, E. H. Color-Pure Red Light-Emitting Diodes Based on Two-Dimensional Lead-Free Perovskites. *Sci. Adv.* **2020**, *6* (42), eabb0253.

(42) Zhang, Y.; Ummadisingsu, A.; Shivanna, R.; Tjhe, D. H. L.; Un, H. I.; Xiao, M.; Friend, R. H.; Senanayak, S. P.; Sirringhaus, H. Direct Observation of Contact Reaction Induced Ion Migration and Its Effect on Non-Ideal Charge Transport in Lead Triiodide Perovskite Field-Effect Transistors. *Small* **2023**, *19* (41), 2302494.

(43) Nieh, C. H.; Kao, Y. C.; Sun, Y. H.; Yu, M. H.; Chao, I. H.; Lin, B. H.; Chu, C. W.; Yen, H. W.; Li, Y. P.; Chueh, C. C. Enhancing Charge Transport and Fast Non-Volatile Memory in 2D Tin-Based Perovskite Transistors through Porphyrin-like Additives. *Adv. Funct. Mater.* **2026**, *36*, e10256.

(44) Choi, H.; Pecoraro, S.; Zhang, Y.; Sirringhaus, H.; Kang, K. Elucidating Contact-Limited Temperature Dependence of Charge Transport in 2D Tin Halide Perovskite Field-Effect Transistors. *J. Phys. Mater.* **2025**, *8* (2), 025012.

(45) Chen, L.; Chen, Q.; Zhu, H.; Wang, R.; Wu, Y.; Li, R.; Zhu, L.; Yang, G.; Wan, X.; Zhao, X.; Yu, Z.; Li, B.; Tan, C. L.; Sun, H.; Xu, Y. Exploring the Influence of the Contact Resistance on Perovskite Phototransistors. *Appl. Phys. Lett.* **2024**, *124* (16), 162202.

(46) Hsu, S. N.; Zhao, W.; Gao, Y.; Akriti, N.; Segovia, M.; Xu, X.; Boudouris, B. W.; Dou, L. Thermoelectric Performance of Lead-Free Two-Dimensional Halide Perovskites Featuring Conjugated Ligands. *Nano Lett.* **2021**, *21* (18), 7839–7844.

(47) Liu, C. K.; Tai, Q.; Wang, N.; Tang, G.; Loi, H. L.; Yan, F. Sn-Based Perovskite for Highly Sensitive Photodetectors. *Adv. Sci.* **2019**, *6* (17), 1900751.

(48) Shao, S.; Talsma, W.; Pitaro, M.; Dong, J.; Kahmann, S.; Rommens, A. J.; Portale, G.; Loi, M. A. Field-Effect Transistors Based on Formamidinium Tin Triiodide Perovskite. *Adv. Funct. Mater.* **2021**, *31* (11), 2008478.

(49) Sze, S. M.; Ng, K. K. *Physics of Semiconductor Devices*; Wiley, **2006**.

(50) Hansen, K. R.; McClure, C. E.; Powell, D.; Hsieh, H.; Flannery, L.; Garden, K.; Miller, E. J.; King, D. J.; Sainio, S.; Nordlund, D.; Colton, J. S.; Whittaker-Brooks, L. Low Exciton Binding Energies and Localized Exciton–Polaron States in 2D Tin Halide Perovskites. *Adv. Opt. Mater.* **2022**, *10* (9), 2102698.

(51) Joy, S.; Hossain, T.; Tichy, A.; Johnson, S.; Graham, K. R. Defect Modulation via SnX_2 Additives in FASnI_3 Perovskite Solar Cells. *J. Phys. Chem. Lett.* **2024**, *15* (14), 3851–3858.

(52) Alvarado-Leaños, A. L.; Cortecchia, D.; Saggau, C. N.; Martani, S.; Folpini, G.; Feltri, E.; Albaqami, M. D.; Ma, L.; Petrozza, A. Lasing in Two-Dimensional Tin Perovskites. *ACS Nano* **2022**, *16* (12), 20671–20679.

(53) Zeiske, S.; Sandberg, O. J.; Zarrabi, N.; Wolff, C. M.; Raoufi, M.; Peña-Camargo, F.; Gutierrez-Partida, E.; Meredith, P.; Stolterfoht, M.; Armin, A. Static Disorder in Lead Halide Perovskites. *J. Phys. Chem. Lett.* **2022**, *13* (31), 7280–7285.

(54) Kagan, C. R.; Mitzi, D. B.; Dimitrakopoulos, C. D. Organic-Inorganic Hybrid Materials as Semiconducting Channels in Thin-Film Field-Effect Transistors. *Science* **1999**, *286* (5441), 945–947.

- (55) Heo, Y. J.; Jang, H. J.; Lee, J. H.; Jo, S. B.; Kim, S.; Ho, D. H.; Kwon, S. J.; Kim, K.; Jeon, I.; Myoung, J. M.; Lee, J. Y.; Lee, J. W.; Cho, J. H. Enhancing Performance and Stability of Tin Halide Perovskite Light Emitting Diodes via Coordination Engineering of Lewis Acid–Base Adducts. *Adv. Funct. Mater.* **2021**, *31* (51), 2106974.
- (56) Dintakurti, S. S. H.; Walker, D.; Bird, T. A.; Fang, Y.; White, T.; Hanna, J. V. A Powder XRD, Solid State NMR and Calorimetric Study of the Phase Evolution in Mechanochemically Synthesized Dual Cation ($\text{Cs}_x(\text{CH}_3\text{NH}_3)_{1-x}$) PbX_3 Lead Halide Perovskite Systems. *Phys. Chem. Chem. Phys.* **2022**, *24* (30), 18004–18021.
- (57) Elseman, A. M.; Rashad, M. M.; Hassan, A. M. Easily Attainable, Efficient Solar Cell with Mass Yield of Nanorod Single-Crystalline Organo-Metal Halide Perovskite Based on a Ball Milling Technique. *ACS Sustain. Chem. Eng.* **2016**, *4* (9), 4875–4886.
- (58) Levinson, J.; Shepherd, F. R.; Scanlon, P. J.; Westwood, W. D.; Este, G.; Rider, M. Conductivity Behavior in Polycrystalline Semiconductor Thin Film Transistors. *J. Appl. Phys.* **1982**, *53* (2), 1193–1202.
- (59) Proano, R. E.; Misage, R. S.; Ast, D. G. Development and Electrical Properties of Undoped Polycrystalline Silicon Thin-Film Transistors. *IEEE Trans. Electron. Devices* **1989**, *36* (9), 1915–1922.
- (60) Sarkar, P.; Muhammed Ali, A. V.; Ghorai, G.; Pradhan, P.; Patra, B. K.; Sagade, A. A.; Rao, K. D. M. On the Grain Boundary Charge Transport in P-Type Polycrystalline Nanoribbon Transistors. *Nanoscale* **2024**, *16* (35), 16611–16621.
- (61) Zhu, H.; Liu, A.; Shim, K. I.; Hong, J.; Han, J. W.; Noh, Y. Y. High-Performance and Reliable Lead-Free Layered-Perovskite Transistors. *Adv. Mater.* **2020**, *32* (31), 2002717.